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(57) ABSTRACT 
Printability of a very-large-scale integration design is 
assessed by: during a training phase, generating a training set 
of very-large-scale integration design shapes representative 
of a population of very-large-scale integration design shapes, 
obtaining a set of mathematical representations of respective 
shapes in the training set, identifying at least tWo classes of 
physical events causally linked to the printability for the 
very-large-scale integration design shapes, each of the classes 
being associated to a respective level of printability, labeling 
each mathematical representation of the set according to one 
of the identi?ed classes, based on a lithography model, and 
selecting a probabilistic model function maximizing a prob 
ability of a class, given the set of mathematical representa 
tions; and during a testing phase, providing a very-large-scale 
integration design shape to be tested, testing the provided 
very-large-scale integration design shape, and labeling the 
provided very-large-scale integration design shape according 
to the identi?ed class. 
25 Claims, 2 Drawing Sheets 
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ASSESSING PRINTABILITY OF A 
VERY-LARGE-SCALE INTEGRATION 
DESIGN 
BACKGROUND 
The instant application claims priority from European 
PatentApplication No. 101708840 ?led on Jul. 27, 2010 With 
the European Patent Of?ce. 
The present disclosure generally relates to the ?eld of 
very-large-scale integration design process, and speci?cally 
to the assessment of the printability of a layout. 
Design Rule Check (DRC) is the ?rst step in the modern 
very-large-scale integration (V LSI) design process and it uses 
a large set of rules to eliminate non-printable design patterns 
from a layout. The DRC applies a set of heuristic design rules 
that preclude certain design patterns from the design space, 
and the design rules separate the VLSI design process from 
the manufacturing process. The DRC creation process is a 
legacy of pre-100 nm VLSI design era, When a relatively 
small and simple set of rules could be folloWed by the layout 
designers, effectively reducing the risk of loW manufacturing 
yield. Even after substantial extension of the rule set for the 
sub-100 nm technology nodes, the DRC strategy does not 
provide satisfactory yield during manufacturability and the 
design must be revisited multiple times before it reaches 
production stage. 
At the same time, the requirements resulting from the 
optical properties of the printing process drive the rapid esca 
lation of the number and complexity of the DCR rules. 
Indeed, creating DRC rules requires a labor-intensive, col 
laborative effort at the early stage of each technology node. In 
spite of that effort, the archaic principles driving the creation 
and use of DRC in combination With the groWing complexity 
of the job at hand cause that i) DRC check pronounces as 
printable patterns that do not print reliably, and ii) patterns 
that are valuable from the design perspective and print cor 
rectly are erroneously banned by the DRC process. In other 
terms, false positive and false negative can result of the DRC 
process. 
In order to bypass these problems, solutions have been 
developed. For instance, it has been proposed to drastically 
reduce the number of patterns in order to restrict the design 
space to those shapes and constructs that are guaranteed to be 
printable. A similar approach, Which postulates radical layout 
regularization for 32 nm technology node, is referred to as 
prescriptive layout design. In other approach, a semi-auto 
matic generation of neW DRC rules (referred to as DRC Plus) 
has been proposed. The DRC Plus rules are created through 
identi?cation of classes of design patterns that are likely to 
cause printability errors. Those patterns are forbidden and 
removed from the design space, Which is a conceptually simi 
lar to the prescriptive design principle. HoWever, the applica 
tion of the DRC Plus may still eliminate perfectly printable 
patterns. 
HoWever, DRC has several drawbacks: DRC is sloW, labor 
intensive, ad-hoc, inaccurate and excessively restrictive. 
More precisely, the current DRC process suffers from the 
folloWing problems: 
1. The process is generating a very large number of rules, 
Which also tend to be excessively conservative to avoid yield 
problems in manufacturing. 
2. The complexity and the number of the DRC rules make 
it a nontransparent, restrictive and suboptimal tool, Which 
prohibits many shapes that actually can be printed. 
3. The rules are frequently linked to particular printing 
problems encountered rather than to the physical phenomena 
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that occur during printing. This fact, in conjunction With the 
large number of existing rules, creates a situation Where rules 
can be partially redundant and overly restrictive. 
4. The number of rules makes tracing of the dependencies 
betWeen the neW rules and the existing ones very hard. 
5. The process is not scalable to neW technology nodes: it is 
not obvious if and Which of the old rules should hold in the 
neW technology node, and neW rules must be added via labor 
expensive non-automated error analysis, and rule design. 
Thus, according to the limitations of the existing solution 
shortly discussed above, there is a need for replacing the 
inef?cient set of design rules With a neW printability check 
process able to produce fast, accurate, autonomous printabil 
ity prediction for lithography, preferably in neW technology 
nodes (eg 22 nm, 15 nm). 
BRIEF SUMMARY 
According to a ?rst aspect, the disclosure is embodied as a 
method of assessing printability of a very-large-scale integra 
tion design for creating an integrated circuit. The method 
comprises: 
a. during a training phase: 
i. generating a training set of very-large-scale integration 
design shapes representative of a population of very 
large-scale integration design shapes; 
ii. obtaining a set of mathematical representations of 
respective shapes in the training set; 
iii. identifying at least tWo classes of physical events caus 
ally linked to the printability for the very-large-scale 
integration design shapes, each of the classes being asso 
ciated to a respective level of printability; 
iv. labeling each mathematical representation of the set 
according to one of the identi?ed classes, based on a 
lithography model; 
v. selecting a probabilistic model function maximiZing a 
probability of a class, given the set of mathematical 
representations; 
b. and during a testing phase: 
i. providing a very-large-scale integration design shape to 
be tested; 
ii. testing the provided very-large-scale integration design 
shape by 
1. obtaining a mathematical representation of the pro 
vided very-large-scale integration design shape; 
2. computing estimates of posterior probabilities for 
each of the identi?ed classes, given the obtained 
mathematical representation; 
3. identifying the class With the highest estimate of pos 
terior probabilities obtained; and 
iii. labeling the provided very-large-scale including at least 
one memory drive and a processor drive integration 
design shape according to the identi?ed class, Wherein a 
computer system is con?gured to perform one or more 
said ?rst set and second set of steps. 
In embodiments, the method may comprise one or more of 
the folloWing features: 
1. At both the training and testing phases, a step of obtain 
ing a mathematical representation comprises transform 
ing a very-large-scale integration design shape into spa 
tial-frequency domain; 
2. A mathematical representation is a ?xed-length vector 
representation; 
3. The probabilistic model function is selected according to 
a probably approximately correct learning algorithm; 
4. A ?rst class is associated to a level of printability corre 
sponding to a printable very-large-scale integration 
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design shape, and a second class is associated to a to 
level of printability corresponding to a non-printable 
very-large-scale integration design shape; 
5. The training set of very-large-scale integration design 
shapes comprises at least one very-large-scale integra 
tion design shape violating a predetermined design rule; 
6. The predetermined design rule is selected so that said at 
least one very-large-scale integration design shape is 
erroneously identi?ed as violating the predetermined 
design rule; 
7. The testing phase is carried out While creating the inte 
grated circuit; 
8. The testing phase is carried out once the integrated 
circuit is created. 
According to another aspect, the disclosure is embodied as 
a system for creating an integrated circuit using very-large 
scale integration design, the system comprising means for 
implementing the steps of the method of the disclosure. 
According to another aspect, the disclosure is embodied as 
a computer program, stored on a computer readable medium, 
for assessing printability of a very-large-scale integration 
design for creating an integrated circuit, comprising code 
means for causing a computer to take the steps of the method 
of the disclosure. 
BRIEF DESCRIPTION OF THE SEVERAL 
VIEWS OF THE DRAWINGS 
A process and a system embodying the disclosure Will noW 
be described, by Way of non-limiting example, and in refer 
ence to the accompanying draWings, Where: 
FIG. 1 is an example of aVLSI design cycle as knoWn in the 
art; 
FIG. 2 is an example of a VLSI design cycle according to 
the disclosure; 
FIG. 3 depicts an example of entire design space; 
FIG. 4 is a ?owchart depicting an embodiment of a method 
of assessing printability of a VLSI design according to the 
disclosure; and 
FIG. 5 is a block diagram of computer hardWare according 
to an embodiment of the present disclosure. 
DETAILED DESCRIPTION 
The disclosure is directed to a method of assessing print 
ability of a very-large-scale integration (VLSI) design for 
creating an integrated circuit. The method comprises tWo 
phases, a training phase and a testing phase. The training 
phase comprises i) generating a training set of very-large 
scale integration design shapes representative of a population 
of very-large-scale integration design shapes, ii) obtaining a 
set of mathematical representations of respective shapes in 
the training set, iii) identifying at least tWo classes of physical 
events causally linked to the printability for the very-large 
scale integration design shapes, each of the classes being 
associated to a respective level of printability, iv) labeling 
each mathematical representation of the set according to one 
of the identi?ed classes, based on a lithography model, and v) 
selecting a probabilistic model function maximiZing a prob 
ability of a class, given the set of mathematical representa 
tions. The testing phase comprises i) providing a very-large 
scale integration design shape to be tested, ii) testing the 
provided very-large-scale integration design shape by (l) 
obtaining a mathematical representation of the provided 
very-large-scale integration design shape, (2) computing esti 
mates of posterior probabilities for each of the identi?ed 
classes, given the obtained mathematical representation, and 
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(3) identifying the class With the highest estimate of posterior 
probabilities obtained. The testing phase further comprises 
iii) labeling the provided very-large-scale integration design 
shape according to the identi?ed class. 
The training phase is a learning process Wherein training 
design shapes (e.g. training patterns) are assigned ground 
truth class labels. Especially, the classi?cation of the VLSI 
design patterns is performed based on physical events caus 
ally linked to the printability for the VLSI design patterns. By 
de?nition, the causality is a form of dependence relationship 
betWeen tWo events, one of Which, referred to as the effect, is 
a consequence of the other event, the cause. In the context of 
the present disclosure, the causal link is identi?ed betWeen an 
event of appearance of a particular design pattern in a given 
pattern, and physical phenomena that lead to the given pattern 
being printable or not printable. During the lithographic pro 
cess of an integrated circuit, a series of physical phenomena 
(also referred to as physical events) happen and impact on the 
printability of design shapes on the integrated circuit. For 
instance, these of physical phenomena may be related to the 
light propagation over the mask layout for etching the inte 
grated circuit or effects of chemical products over the mask 
layout. These physical phenomena are deterministic in the 
sense there is no randomness regarding the fact they Will 
happen; hoWever, their manifestation is stochastic since it is 
too complex a task to predict When they Will occur based on 
?rst-principle analysis. The disclosure relies on modeling the 
manifestations of these physical phenomena for identifying 
classes of printability of design patterns. In particular, the 
printability of a design pattern is assessed by means of proba 
bilistic model function Which maximiZes a probability of a 
class. Thus, the disclosure proposes a model-based printabil 
ity predicting classi?er (P2C) relying on physical events 
causally linked to the printability of design shapes during the 
training phase. 
Referring to FIG. 1, an example of a VLSI design cycle as 
knoWn in the art is depicted. The designer designs 100 an 
integrated circuit using a VLSI design process. The designer 
draWs the physical layout of the integrated circuit so that a 
mask layout is provided and used to de?ne patterns on 
objects. The mask is used in a lithographic system to de?ne 
patterns on semiconductor Wafers to manufacture the inte 
grated circuit. In practice, the physical layout is divided into 
pattern tiles, each pattern tile having a ?xed-siZe WindoW in 
the layout. The pattern tile can be of arbitrary shape and siZe, 
and these may be layer-dependent. The placement of a pattern 
tile in the layout layer and its siZe determine the tiles design 
pattern. A design pattern is any tWo -dimensional arrangement 
of design shapes Within a particular pattern tile. Preferably, 
the design pattern is a rectilinear polygon. Design shapes are 
any tWo-dimensional shape that is part of the layout. The term 
includes shapes draWn by the user, and also sub-resolution 
assist features (SRAF). 
Once the design is achieved, a design rule check (DRC) 
110 procedure is carried out. A set ofdesign rules is applied to 
a design pattern and identi?es features (e. g. the design 
shapes) of the design pattern that violate the applied rules. In 
practice, a rule relates to a geometric measurement in the 
space of draWn features. As an example, a rule may de?ne a 
minimum spacing value betWeen tWo features. As another 
example, a rule may de?ne a minimum Width value for a 
feature. As another example, a rule may de?ne a minimum 
area of a feature. 
As a result of the DRC procedure, a simulation of the 
printability of the design patterns is performed 120 so as to 
avoid production yields problems. A pattern tile, a design 
pattern is referred to as printable if it passes the simulation. A 
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full chip simulation may be performed by emulating a mask 
and simulate a print image. The simulation may also be lim 
ited to a given pattern tile, design pattern, or design shape. The 
simulation is the cause of excessive computational burden. 
After the simulation, an analysis of the errors 140 predicted 
by the simulation is carried out. As a result, neW rules can be 
implemented 150 in order to corrected mismatches detected 
by the simulation. The implementation of the neW rules may 
be manually performed by the designer, or automatically 
performed. 
Concomitantly, a retargeting 160 is performed for convert 
ing the layout in accordance With the predicted errors. A set of 
candidate designs are visited and their parameters are 
adjusted in an attempt to satisfy the user’s speci?cations, as 
knoWn in the art. For instance, the adjustments may include 
resiZing the circuit. 
After that non-printable design patterns have been elimi 
nated from the layout, a printable design mask is provided 
160, ending the VLSI design cycle. 
Referring noW to FIG. 2, a VLSI design process 200 
according to the disclosure is depicted. The VLSI design 
process 200 may be implemented for instance on a comput 
eriZed-system such as a Workstation. 
At step 210, the designer designs an integrated circuit. This 
step is similar to the one described at the step 100 on FIG. 1. 
Then, at step 220, a printability-predicting classi?cation is 
carried out, for instance by a printability-predicting classi?er 
(P2C) running for instance on the computerized-system. The 
printability-predicting classi?cation aims at replacing the 
steps 110, 120, 140, and 150 depicted in FIG. 1, namely the 
DRC veri?cation, the full-chip simulation, the analysis of the 
predicted error, and the implementation of neW rules. 
Indeed, in the language of arti?cial intelligence, the DRC 
procedure is a form of a rule-based expert system that is 
deployed to aid a design decision process. In this sense, DRC 
is a list of “IF A THEN B” statements, Where A is a particular 
set of measurements of the design, and B is a decision regard 
ing the printability of a given layout fragment. Traditional sets 
of DRC rules are derived from human observations of leam 
ing samples of patterns that pass and that do not pass. In this 
sense, it is a system that can be described in terms of machine 
learning theory, even if learning has been traditionally del 
egated to the human creators of DRC despite humans are not 
adept at capturing dependencies in multiple dimensions. 
While a particular set of measurements of the design A 
(also referred to as space of A) can be very diversi?ed, B is 
basically an equivalent of a classi?er that decides betWeen 
tWo classes: printable, or not printable. This dichotomiZation 
can be executed by a rule based system, but such systems have 
limited application and success in pattern recognition. 
Therefore, the traditional DRC procedure is replaced by a 
learned, model-based, printability-predicting classi?er 
(P2C). In other terms, the P2C is a learning machine Which 
substitutes the arduous simulations With a classi?cation 
based approach. 
Thus, at the step 220, each design pattern (that is, a set of 
VLSI design shapes) forming the design layout draWn by the 
designer at step 210 is assigned by the P2C to a class, eg 
printable or non printable. 
Optionally, at step 240, a retargeting is performed for con 
verting the layout in accordance With the classi?cation pro 
vided by the step 220. The retargeting is automatically per 
formed as knoWn in the art. 
Referring noW to FIG. 4, a ?owchart depicting an embodi 
ment of a method of assessing printability of VLSI design 
patterns according to the disclosure is depicted. The ?owchart 
describes the necessary steps of the learning 400 of the P2C 
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learning machine, and the steps of the printability prediction 
402 of the P2C. In other Words, the printability of VLSI 
designs is assessed during the testing phase 402 taking deci 
sions based on knoWledges acquired during the training phase 
400. 
For the sake of clarity, one reminds that the underlying 
assumption of P2C is that printability of a given shape can be 
treated as a stochastic manifestation of a series of determin 
istic physical phenomena that happen during the lithographic 
process. The disclosure thus relies on these physical phenom 
ena for identifying classes of printability of design shapes. In 
particular, the printability of a design shape is assessed by 
means of probabilistic model function Which maximiZes a 
probability of a class. Thus, the disclosure proposes a model 
based printability predicting classi?er (P2C) relying on 
physical events causally linked to the printability of design 
shapes. 
As such, the concept of printability may be thought of a 
probably approximately correct leamable, also knoWn as 
PAC-leamable. In the PAC frameWork, the learner gets train 
ing samples classi?ed according to a function from a certain 
class, and the learner is to ?nd an approximation of the func 
tion With high probability. 
Referring back to FIG. 4, the P2C can be trained using 
observed samples (step 410). The objective of training is to 
minimiZe the classi?cation error of a given pattern, Where the 
risk is a function of an error rate and an error cost. To this aim, 
training layouts may be generated by a dedicated tool. The 
generated training layouts can covers a design space, as 
depicted in FIG. 3. In addition, training layouts may originate 
from actual designs. 
Referring noW to FIG. 3, a Venn diagram is depicted on 
Which an ellipse 30 represents a design space covered by the 
generated design shapes. The ellipse 34 represents the pat 
terns precluded by DRC. The ellipse 32 represents the subset 
of actually non-printable patterns. The exclusive disjunction 
of the ellipses 32 and 34 is a union of subsets including 
patterns erroneously precluded, or erroneously missed by the 
DRC procedures. 
Referring back to FIG. 4, the tool can generate training 
layout that purposefully violate current DRC rules. Advanta 
geously, this alloWs identifying patterns that are erroneously 
identi?ed by DRC as non-printable, and the actually non 
printable patterns that erroneously pass the DRC scrutiny. 
Moreover, by having a possibility to exhaustively simulate 
and examine the entire design space and the space of errors, it 
is possible to be highly con?dent that the P2C receives su?i 
cient data to train statistical classi?cation models. 
At step 412, the training layouts are divided into pattern 
tiles, that is, ?xed-siZe part of the training layouts. Each 
pattern tile comprises one or more design pattern, a design 
pattern being an arrangement of design shapes. 
FIG. 4 depicts an embodiment Wherein training layouts are 
divided into pattern tiles are provided for training the P2C. It 
is to be understood that the P2C can be trained With training 
patterns, or more generally, With training sets of VLSI design 
shapes. 
At step 414, a set of mathematical representations of the 
pattern tiles set is obtained, thus alloWing further processing 
of the pattern. The mathematical representations may be 
obtained, for instance, by transforming a VLSI design shape 
into spatial-frequency domain. Preferably, the mathematical 
representation is a ?xed-length vector representation. 
Next, at step 418, at least tWo classes of physical events 
causally linked to the printability for the very-large-scale 
integration design shapes are identi?ed. Each one of the 
classes is associated to a respective level of printability (in the 
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simplest binary case, two classes represent a dichotomy 
between ‘printable’ and ‘non-printable’). Indeed, as seen 
above, series of physical events (also referred to as physical 
phenomena) impact on the printability of design shapes. In 
practice, a ?rst class is associated to a level of printability 
corresponding to a printable VLSI design shape, and a second 
one to a level of printability corresponding to a non-printable 
VLSI design shape. Then, each mathematical representation 
of the set is labeled according to one of the identi?ed classes, 
based on a lithography model. For instance, if the ?rst class 
corresponds to a level 0, and the second one to a level 1, a 
mathematical representation of a pattern labeled 0 is printable 
and a mathematical representation of a pattern labeled 1 is 
non printable. 
As mentioned above, training layouts can be provided by a 
dedicated tool or can originate from actual designs. The train 
ing patterns are assigned ground-truth class labels based on 
the full-chip printability simulations. 
Then, at step 416, a probabilistic model function maximiz 
ing a probability of a class is selected, given the set of math 
ematical representations. The function is selected so that the 
probability of misclassi?cation of a given pattern during the 
test phase 402 is minimiZed, the risk being de?ned as a 
function of the error rate and the error cost. 
The testing phase 402 starts with a step of providing a 
layout to be tested. This can be performed while designing the 
layout or once the complete layout has been designed. In 
practice, the layout is an unseen layout, and its printability is 
not known. One understands that design patterns, or more 
generally a set of VLSI design shapes, may be tested. 
At step 422, the layout is divided into pattern tiles. This step 
is similar to the step 412. 
Next, a mathematical representation of a layout to be tested 
is obtained (step 424). This is performed in the same way as 
for the step 414 of the training phase. 
Then, at step 426, the prediction of the printability of the 
unseen layout is carried out. In a ?rst sub-step, estimates of 
posterior probabilities are computed for each of the identi?ed 
classes, given the obtained mathematical representation. In a 
second sub-step, according to the results of the computation 
sub-step, the class with the highest estimate of posterior prob 
abilities obtained is identi?ed. 
Then, at step 428, the provided layout to be tested is 
labeled, printable or non printable, according to the class 
identi?ed at the previous step 426. 
As mentioned earlier, the P2C allows substituting the ardu 
ous simulations with a classi?cation-based approach. Indeed, 
the P2C returns equivalent predictions of printability of a 
given shape as a physical full chip simulation. 
Advantageously, the P2C approach is faster than the physi 
cal full chip simulation. First, the speedup results from that a 
full-chip simulation explicitly generates a simulated mask 
and a simulated image of the printed layout. The printability 
prediction in a full-chip simulation is a result of a necessary 
post-processing and analysis of predicted image contours 
(inner-nominal-outer). The P2C directly produces a printabil 
ity classi?cation decision, without the expensive mask and 
image simulation steps. Secondly, the P2C is parametrically 
simpler than a full-chip simulation because, in order to pro 
duce an accurate classi?cation decision, it may not be neces 
sary to build an accurate model of the underlying stochastic 
process. Indeed, it suf?ces to correctly recogniZe the decision 
hypersurface that separates the class-conditional distribu 
tions in a chosen feature space. This difference has been 
frequently observed in comparisons between the generative 
and the discriminative classi?ers. Thus, the P2C training is 
facilitated. 
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In practice, two possible use models for the VLSI design 
process exist. The ?rst use model is an of?ine printability 
assessing wherein a readily available, pre-existing layout, 
which must be checked for printability within a given tech 
nology node. This can be the case with re-scaled printable 
designs from previous technology nodes (for instance a 45 nm 
layout scaled down to 22 nm), which already respect some of 
the basic design rules. In this use model, the P2C module is 
used to scan the entire layout for printability defects, and send 
them for manual or automatic retargeting. 
The second use model is an online design support. In this 
use model, the P2C is used as a fast tool for fast printability 
checking while design is underway. If the design is done by a 
human designer, the tool can be implemented as an interactive 
tool that visually marks probable printability problems on the 
designer’s desktop. If the layout is designed using an auto 
matic design tool, the P2C module can provide a fast and 
accurate input for global layout design optimization. In this 
latter case, the design process can take into account also such 
factors as compactness, power etc. 
Inboth use models, the expected bene?ts of using P2C over 
traditional DRC include greater accuracy and speed in print 
ability prediction. Especially, the actual online classi?cation 
of unseen patterns requires only a computation of the sign of 
the distance from the decision hypersurface to the point that 
represents the classi?ed pattern in the feature space. 
As will be appreciated by one skilled in the art, aspects of 
the present disclosure may be embodied as a system, method 
or computer program product. Accordingly, aspects of the 
present disclosure may take the form of an entirely hardware 
embodiment, an entirely software embodiment (including 
?rmware, resident software, micro-code, etc.) or an embodi 
ment combining software and hardware aspects that may all 
generally be referred to herein as a “circuit,” “module” or 
“system.” Furthermore, aspects of the present disclosure may 
take the form of a computer program product embodied in one 
or more computer readable medium(s) having computer read 
able program code embodied thereon. 
Any combination of one or more computer readable medi 
um(s) may be utiliZed. The computer readable medium may 
be a computer readable signal medium or a computer read 
able storage medium. A computer readable storage medium 
may be, for example, but not limited to, an electronic, mag 
netic, optical, electromagnetic, infrared, or semiconductor 
system, apparatus, or device, or any suitable combination of 
the foregoing. More speci?c examples (a non-exhaustive list) 
of the computer readable storage medium would include the 
following: an electrical connection having one or more wires, 
a portable computer diskette, a hard disk, a random access 
memory (RAM), a read-only memory (ROM), an erasable 
programmable read-only memory (EPROM or Flash 
memory), an optical ?bre, a portable compact disc read-only 
memory (CD-ROM), an optical storage device, a magnetic 
storage device, or any suitable combination of the foregoing. 
In the context of this document, a computer readable storage 
medium may be any tangible medium that can contain, or 
store a program for use by or in connection with an instruction 
execution system, apparatus, or device. 
A computer readable signal medium may include a propa 
gated data signal with computer readable program code 
embodied therein, for example, in baseband or as part of a 
carrier wave. Such a propagated signal may take any of a 
variety of forms, including, but not limited to, electro-mag 
netic, optical, or any suitable combination thereof. A com 
puter readable signal medium may be any computer readable 
medium that is not a computer readable storage medium and 
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that can communicate, propagate, or transport a program for 
use by or in connection with an instruction execution system, 
apparatus, or device. 
Program code embodied on a computer readable medium 
may be transmitted using any appropriate medium, including 
but not limited to wireless, wireline, optical ?ber cable, RF, 
etc., or any suitable combination of the foregoing. 
Computer program code for carrying out operations for 
aspects of the present disclosure may be written in any com 
bination of one or more programming languages, including 
an object oriented programming language such as Java, 
Smalltalk, C++ or the like and conventional procedural pro 
gramming languages, such as the “C” programming language 
or similar programming languages. The program code may 
execute entirely on the user’s computer, partly on the user’s 
computer, as a stand-alone software package, partly on the 
user’s computer and partly on a remote computer or entirely 
on the remote computer or server. In the latter scenario, the 
remote computer may be connected to the user’s computer 
through any type of network, including a local area network 
(LAN) or a wide area network (WAN), or the connection may 
be made to an external computer (for example, through the 
Internet using an Internet Service Provider). 
Aspects of the present disclosure are described above with 
reference to ?owchart illustrations and/ or block diagrams of 
methods, apparatus (systems) and computer program prod 
ucts according to embodiments of the disclosure. It will be 
understood that each block of the ?owchart illustrations and/ 
or block diagrams, and combinations of blocks in the ?ow 
chart illustrations and/or block diagrams, can be imple 
mented by computer program instructions. These computer 
program instructions may be provided to a processor of a 
general purpose computer, special purpose computer, or other 
programmable data processing apparatus to produce a 
machine, such that the instructions, which execute via the 
processor of the computer or other programmable data pro 
cessing apparatus, create means for implementing the func 
tions/acts speci?ed in the ?owchart and/or block diagram 
block or blocks. 
These computer program instructions may also be stored in 
a computer readable medium that can direct a computer, other 
programmable data processing apparatus, or other devices to 
function in a particular manner, such that the instructions 
stored in the computer readable medium produce an article of 
manufacture including instructions which implement the 
function/act speci?ed in the ?owchart and/or block diagram 
block or blocks. 
The computer program instructions may also be loaded 
onto a computer, other programmable data processing appa 
ratus, or other devices to cause a series of operational steps to 
be performed on the computer, other programmable appara 
tus or other devices to produce a computer implemented 
process such that the instructions which execute on the com 
puter or other programmable apparatus provide processes for 
implementing the functions/acts speci?ed in the ?owchart 
and/ or block diagram block or blocks. 
The ?owchart and block diagrams in the Figures illustrate 
the architecture, functionality, and operation of possible 
implementations of systems, methods and computer program 
products according to various embodiments of the present 
disclosure. In this regard, each block in the ?owchart or block 
diagrams may represent a module, segment, or portion of 
code, which comprises one or more executable instructions 
for implementing the speci?ed logical function(s). It should 
also be noted that, in some alternative implementations, the 
functions noted in the block may occur out of the order noted 
in the ?gures. For example, two blocks shown in succession 
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may, in fact, be executed substantially concurrently, or the 
blocks may sometimes be executed in the reverse order, 
depending upon the functionality involved. It will also be 
noted that each block of the block diagrams and/or ?owchart 
illustration, and combinations of blocks in the block diagrams 
and/or ?owchart illustration, can be implemented by special 
purpose hardware-based systems that perform the speci?ed 
functions or acts, or combinations of special purpose hard 
ware and computer instructions. 
FIG. 5 is a block diagram of computer hardware according 
to an embodiment of the disclosure. A computer system (501) 
according to an embodiment of the disclosure included a CPU 
(504) and a main memory (502) which are connected to a bus 
(500). The bus (500) is connected to a display controller (512) 
which is connected to a display (514) such as an LCD moni 
tor. The display (514) is used to display information about a 
computer system. The bus (500) is also connected to a storage 
device such hard disk (508) or DVD (510) through a device 
controller (506) such as an IDE or SATA controller. The bus 
(504) is further connected to a keyboard (522) and a mouse 
(524) through a keyboard/mouse controller (510) or a USB 
controller (not shown). The bus is also connected to a com 
munication controller (518) conforms to, for example, an 
Ethernet (registered trademark) protocol. The communica 
tion controller (518) is used to physically connect the com 
puter system (501) with a network (516). 
While the disclosure has been described in terms of spe 
ci?c embodiments, it is evident in view of the foregoing 
description that numerous alternatives, modi?cations and 
variations will be apparent to those skilled in the art. Accord 
ingly, the disclosure is intended to encompass all such alter 
natives, modi?cations and variations which fall within the 
scope and spirit of the disclosure and the following claims. 
What is claimed is: 
1. A method of assessing printability of a very-large-scale 
integration design for creating an integrated circuit, the 
method comprising: 
performing a ?rst set of steps during a training phase, said 
?rst set of steps comprising: 
generating a training set of very-large-scale integration 
design shapes representative of a population of very 
large-scale integration design shapes; 
obtaining a set of mathematical representations of 
respective shapes in the training set; 
identifying at least two classes of physical events caus 
ally linked to the printability for the very-large-scale 
integration design shapes, each of the classes being 
associated to a respective level of printability; 
labeling each mathematical representation of the set 
according to one of the identi?ed classes, based on a 
lithography model; and 
selecting a probabilistic model function maximiZing a 
probability of a class, given the set of mathematical 
representations; 
and performing a second set of steps during a testing phase, 
said second set of steps comprising: 
providing a very-large-scale integration design shape to 
be tested; 
testing the provided very-large-scale integration design 
shape, 
by obtaining a mathematical representation of the 
provided very-large-scale integration design 
shape; 
by computing estimates of posterior probabilities for 
each of the identi?ed classes, given the obtained 
mathematical representation; and 
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by identifying the class With the highest estimate of 
posterior probabilities obtained; and 
labeling the provided very-large-scale including at 
least one memory drive and a processor drive inte 
gration design shape according to the identi?ed 
class, Wherein a computer system including at least 
one memory device and a processor device is con 
?gured to perform one or more said ?rst set and 
second set of steps. 
2. The method of claim 1, Wherein, at both the training and 
testing phases, a step of obtaining a mathematical represen 
tation comprises transforming a very-large-scale integration 
design shape into spatial-frequency domain. 
3. The method of claim 2, Wherein said mathematical rep 
resentation is a ?xed-length vector representation. 
4. The method of claim 1, Wherein the probabilistic model 
function is selected according to a probably approximately 
correct learning algorithm. 
5. The method of claim 4, Wherein a ?rst class is associated 
to a level of printability corresponding to a printable very 
large-scale integration design shape, and a second class is 
associated to a to level of printability corresponding to a 
non-printable very-large-scale integration design shape. 
6. The method of claim 1, Wherein the training set of 
very-large-scale integration design shapes comprises at least 
one very-large-scale integration design shape violating a pre 
determined design rule. 
7. The method of claim 6, Wherein the predetermined 
design rule is selected so that said at least one very-large-scale 
integration design shape is erroneously identi?ed as violating 
the predetermined design rule. 
8. The method of claim 1, Wherein the testing phase is 
carried out While creating the integrated circuit. 
9. The method of claim 1, Wherein the testing phase is 
carried out once the integrated circuit is created. 
10. A system for creating an integrated circuit using very 
large-scale integration design, the system comprising: 
a memory storage device; 
a processor device connected to the memory device, 
Wherein the processor device is con?gured to: 
perform a ?rst set of steps during a training phase, said ?rst 
set of steps comprising: 
generating a training set of very-large-scale integration 
design shapes representative of a population of very 
large-scale integration design shapes; 
obtaining a set of mathematical representations of 
respective shapes in the training set; 
identifying at least tWo classes of physical events caus 
ally linked to the printability for the very-large-scale 
integration design shapes, each of the classes being 
associated to a respective level of printability: 
labeling each mathematical representation of the set 
according to one of the identi?ed classes, based on a 
lithography model; and 
selecting a probabilistic model function maximizing a 
probability of a class, given the set of mathematical 
representations; 
and perform a second set of steps during a testing phase, 
said second set of steps comprising: 
providing a very-large-scale integration design shape to 
be tested; 
testing the provided very-large-scale integration design 
shape, 
by obtaining a mathematical representation of the 
provided very-large-scale integration design 
shape; 
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by computing estimates of posterior probabilities for 
each of the identi?ed classes, given the obtained 
mathematical representation; and 
by identifying the class With the highest estimate of 
posterior probabilities obtained; and 
labeling the provided very-large-scale integration 
design shape according to the identi?ed class. 
11. The system of claim 10, Wherein, at both the training 
and testing phases, a step of obtaining a mathematical repre 
sentation comprises transforming a very-large-scale integra 
tion design shape into spatial-frequency domain. 
12. The system of claim 11, Wherein said mathematical 
representation is a ?xed-length vector representation. 
13. The system of claim 10, Wherein the probabilistic 
model function is selected according to a probably approxi 
mately correct learning algorithm. 
14. The system of claim 13, Wherein a ?rst class is associ 
ated to a level of printability corresponding to a printable 
very-large-scale integration design shape, and a second class 
is associated to a to level of printability corresponding to a 
non-printable very-large-scale integration design shape. 
15. The system of claim 10, Wherein the training set of 
very-large-scale integration design shapes comprises at least 
one very-large-scale integration design shape violating a pre 
determined design rule. 
16. The system of claim 15, Wherein the predetermined 
design rule is selected so that said at least one very-large-scale 
integration design shape is erroneously identi?ed as violating 
the predetermined design rule. 
17. The system of claim 10, Wherein the system is con?g 
ured to carry out the testing phase While creating the inte 
grated circuit. 
18. The system of claim 10, Wherein the system is con?g 
ured to carry out the testing phase once the integrated circuit 
is created. 
19. A non-transitory computer readable medium embody 
ing a computer program for assessing printability of a very 
large-scale integration design for creating an integrated cir 
cuit, said computer program comprising code means for 
causing a computer to perform a ?rst set of steps during a 
training phase, said ?rst set of steps comprising: 
generating a training set of very-large-scale integration 
design shapes representative of a population of very 
large-scale integration design shapes; 
obtaining a set of mathematical representations of respec 
tive shapes in the training set; 
identifying at least tWo classes of physical events causally 
linked to the printability for the very-large-scale integra 
tion design shapes, each of the classes being associated 
to a respective level of printability; 
labeling each mathematical representation of the set 
according to one of the identi?ed classes. based on a 
lithography model; and 
selecting a probabilistic model function maximizing a 
probability of a class, given the set of mathematical 
representations; 
and to perform a second set of steps during a testing phase, 
said second set of steps comprising: 
providing a very-large-scale integration design shape to be 
tested; 
testing the provided very-large-scale integration design 
shape, 
by obtaining a mathematical representation of the pro 
vided very-large-scale integration design shape; 
by computing estimates of posterior probabilities for 
each of the identi?ed classes, given the obtained 
mathematical representation; and 
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by identifying the class With the highest estimate of 
posterior probabilities obtained; and 
labeling the provided very-large-scale integration design 
shape according to the identi?ed class. 
20. The non-transitory computer readable medium of claim 
19, Wherein, at both the training and testing phases, a step of 
obtaining a mathematical representation comprises trans 
forming a very-large-scale integration design shape into spa 
tial-frequency domain. 
21. The non-transitory computer readable medium of claim 
20, Wherein said mathematical representation is a ?xed 
length vector representation. 
22. The non-transitory computer readable medium of claim 
19, Wherein the probabilistic model function is selected 
according to a probably approximately correct learning algo 
rithm. 
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23. The non-transitory computer readable medium of claim 
22, Wherein a ?rst class is associated to a level of printability 
corresponding to a printable very-large-scale integration 
design shape, and a second class is associated to a to level of 
printability corresponding to a non-printable very-large-scale 
integration design shape. 
24. The non-transitory computer readable medium of claim 
19, Wherein the training set of very-large-scale integration 
design shapes comprises at least one very-large-scale integra 
tion design shape violating a predetermined design rule. 
25. The non-transitory computer readable medium of claim 
24, Wherein the predetermined design rule is selected so that 
said at least one very-large-scale integration design shape is 
erroneously identi?ed as violating the predetermined design 
rule. 
